

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B DURING FABRICATION (DOWNLOAD MODE)




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10A

STATUS REGISTER

7	6	5	4	3	2	1	0
BSY	DRDY	#	#	DRQ	obs	obs	ERR

FIG. 10B ATA

REGISTER	
SECTOR COUNTER	01h
SECTOR NUMBER	01h
CYLINDER LOW	00h
CYLINDER HIGH	00h
DEVICE/HEAD	00h

FIG. 10C ATAPI

REGISTER	
SECTOR COUNTER	01h
SECTOR NUMBER	01h
CYLINDER LOW	14h
CYLINDER HIGH	EBh
DEVICE/HEAD	00h OR 10h

FIG. 11A DURING FABRICATION (DOWNLOAD MODE)




FIG. 11B DURING FABRICATION (INCORPORATION OF CIRCUIT BOARD)




FIG. 12A




FIG. 12B DURING USE (ORDINARY OPERATING MODE)




FIG. 13




FIG. 14




FIG. 15A




FIG. 15B




FIG. 16

PACKET BUFFER
(BUFFER MANAGEMENT CIRCUIT)




FIG. 17A

PIO READ (STORAGE DEVICE → DATA TRANSFER CONTROL DEVICE → PC)




FIG. 17B

PIO WRITE (PC → DATA TRANSFER CONTROL DEVICE → STORAGE DEVICE)

